

03	Feb	202	15 -	- 0	perat	ing	Syst	ems	- I	-	Wee	k 0	5			
				сри			v									
		dea					0									
	-)	har	d	real ti	me	dead	lline									
				Teal-												
\rightarrow	event	la	tency													
					A r	take	cu	rent	pre	oess	off	сри	ar	d		
	- 1			J					noth		,,					
	_	identi	Prin	e c					pro		CON	nple	te or	ิ ดิน	ì <i>t</i> -	
		disp	v (~		C							J		

Priority based - Real time scheduling : needs scheduler to support preemptive scheduling -> but only guarantees soft real time assunce processing time t, deadline d, period p -) $o \leq t \leq d \leq p$ t







-> despite being optimal, -> CPU utilization is bounded, $max = N(2^{1/N} - 1) \quad \bullet \quad tsy \quad to \quad derive$ $\chi = \lim N(2^{1/N} - 1)$ $N \rightarrow \infty$ max utilization = 69% if utilization > max -> deadlines will not be met. Disadvantages -> optimal, but static priority → periodic non-periodic ~~> can occur any time


Earliest deadline first earlier the deadline, higher the prior by later the deadline, lower the privaty. o diagram -> disadvantage: keep computing priorities. Proportional share scheduling Posix real time scheduling


FIPO higher priority only P3 P2 same priority => RR after B, Pr Scheduling in Linux -> CFS (completely fairs scheduler) -> Scheduling classes




Scheduling Algorithm Evaluation -> Deterministic evaluation calculate minimum average waiting time -> theoretical -> may not capture reality -> may not work for all inputs - Queing Models -> develop models: describe arrival of processes - and 1/0 burst probability -> some limitations - still an approximation








drowback logging time, space service time affects arrival time. ~> still doesn't capture reality (implementation -> high risk -> ideal schedules -> tunable ~ more for real time systems banks, etc.






Consi	imer															
_	code															
-)	Bofh		produ	cer	an	d	lonsu	ner	can	not	be	stu	ik.	Ŵ		
	the	wh	ile	loop												
Race	con	dition	L										Ø	Dead	lock	
\sim s	CBM	mon	Var	iable	8 '.	COL	inter	, b	uffer							
	Com	nter+	+					(ounter	,						
				: 00lm	ter				registe		IJ	cont	૧			
		V		= ne] +	1		registe					1		
		counte	१ =	ree	1				counte	& =	- Ye	ej 2				


Consider countre = 5 example states We think sequentially → race conditions : in , buffer, comter Mose than I producer threads race condition : out, buffes, countes More than one consumer thread \longrightarrow

 P_1 Po pid_t child = fork() request next_available_pid = 2615 time 2615 2615 Gritical Section Problem - , how to design a protocal to avoid this? 1 while loop Ø sleep -> push out of CPU, PCB to some other quene -> ready griene



Solution_ Withant 2, point (1) is (1) Mutual exclusion meaningters (bock the room) for all 2) Progress (3) Bounded Waiting without 3, process can starve -> Assume dhat each process executes at a non-zero speed } assume no core crashes benign nalfunction ~ No assumption concerning melignant relative speed of n processes -> round robin -> fhread needs to tetch 4th) Fairness

-> preemptive easy in single cose -> non-preentive Peterson solⁿ - » not for modern systems -) two processes - assumes load and store operations are atomic Somehow cannot be interrupted magically \rightarrow share 2 var: înt turn j boolean flag [2];



 $P_i \rightarrow$ L23 P, L7 L8 L9 L24 L25 → flag[i] = T turn = i L12 flig[j]=T twn=j tenter CS enter CS * provable that the three CS requirements are met. * Although useful in understanding it won't work - Compiler optimization will break things

tlow to solve problems due to compiler optimizations? -Take hardware support -> Memory barrier Next class : Mardware instructions