

03 Feb 2025 - Operating Systems - II - Week 05

→ Real time CPU scheduling

→ deadlines

→ hard real-time deadline

→ soft real-time deadline

→ event latency

→ dispatch latency : take current process off CPU and
switch to another

→ identifying conflicts (other processes complete or quit


→ dispatch



Priority based

- Real time scheduling : needs scheduler to support preemptive scheduling
- but only guarantees soft real time.

- processing time t , deadline d , period p assumed here

$$0 \leq t \leq d \leq p$$






$$\text{utilization} = \frac{t_i}{P_i}$$

$$P_1 : \frac{20}{50} = 0.4$$

$$P_2 : \frac{35}{100} = 0.35$$

} 0.75

→ smaller period process has higher priority } rate-monotonic scheduling




	$P = d$	T
P_1	50	25
P_2	80	35

} cannot be accommodated

P_1 higher priority

deadlines



utilization: $P_1 = \frac{25}{50} = 0.5$

$P_2 = 0.4375$

total ≈ 0.94

→ despite being optimal, → CPU utilization is bounded,

$$\text{max} = N (2^{1/N} - 1)$$

• try to derive

$$x = \lim N (2^{1/N} - 1)$$

$$N \rightarrow \infty \quad \text{max utilization} = 69\%$$

if utilization \geq max → deadlines will not be met.

Disadvantages

→ optimal, but static priority

→ periodic

non-periodic \rightsquigarrow can occur any time

Earliest deadline first


earlier the deadline, higher the priority
later the deadline, lower the priority.

- diagram

→ disadvantage: keep computing priorities.


Proportional share scheduling

Posix real time scheduling




Scheduling in Linux

- CFS (completely fair scheduler)
- Scheduling classes



NUMA aware

→ far away core context - switch should be avoided.



Scheduling

Algorithm Evaluation

→ Deterministic evaluation: calculate minimum average waiting time.

→ theoretical

→ may not capture reality → may not work for all inputs

→ Queuing Models

→ develop models: describe arrival of processes

- and I/O burst probability

→ some limitations:

- still an approximation




Little's formula

n = average queue length

W = average waiting time per queue

λ = arrival rate

$$n = \lambda \cdot W$$



04 Feb 2025


→ Assignment due 11 Feb

→ Quiz on 14 Feb 6:30 PM Chapters 4, 5

① Examples

② Models

③ Simulation → programmed model of a computer



Scheduling when

① new job

② RQ → CPU

③ CPU → RQ


④ CPU → Devs

⑤ CPU → term

→ clock is a variable

Discrete event simulation



```
struct task event {  
    id, time }
```



Event queue → every times interrupt is an event
→ RBT, priority queue

→ some input events

→ each event triggers more events




clock is a variable
 clock ticks on
 every event

Event queue

↳ subclasses: process, interrupt etc.
 in

PCBs ≠ events

trace tape



drawback : logging time , space
service time affects arrival time.
→ still doesn't capture reality

④ implementation

→ high risk

→ ideal schedules → tunable


↳ more for real time systems
banks , etc.

05 Feb 2025

→ Producer consumer problem.

→ network

→ spellcheck



Asynchronous

→ Driver keeps pushing data into the buffer


O.S. keeps reading the buffer

specialized software for interfacing a device

→ hides hardware intricacies

Producer → must overwrite only those entries read by consumer

Consumer → must not read empty buffer



⑤ → critical section
 ⑥-⑧ → critical section if multiple producers

Producer

```

3 while (true) { // assume packets keep coming
4     /* produce an item in next-produced */
5     while (counter == BUFFER_SIZE) } keep spinning
6         ; /* do nothing */
7     buffer[in] = next-produced;
8     in = (in + 1) % BUFFER_SIZE; counter++; }
  
```

Consumer

- code

→ Both producer and consumer cannot be stuck in the while loop

o Deadlock

Race condition

→ common variables: counter, buffer

counter++

register 1 = counter

register 1 = register 1 + 1

counter = reg 1

counter--

register 2 = counter

register 2 = register 2 - 1

counter = reg 2

Consider $count = 5$


example slides



We think sequentially

More than 1 producer threads \longrightarrow race conditions : in, buffer, counter

More than one consumer thread \longrightarrow race condition : out, buffer, counter



Critical Section Problem

— how to design a protocol to avoid this?

① while loop

② sleep

→ push out of CPU, PCB to some other queue
→ ready queue

general structure :

do {

entry section

critical section

exit section

→ allow only one another

remainder section

} while (true);



Kanthal → spern

if one thread is in critical section, no other thread should be in the respective critical section.

Solution

- ① Mutual exclusion
- ② Progress
- ③ Bounded Waiting

without ②, point ① is
meaningless
(lock the room)
for all

without ③, process can
starve

→ Assume that each process executes
at a non-zero speed

} → assume no core crashes
benign

→ No assumption concerning

relative speed of n processes

→ round robin

→ thread needs to fetch

malfun
malignant

4th) Fairness

→ preemptive

→ non-preemptive → easy in single core

Peterson solⁿ

→ not for modern systems

→ two processes



→ assumes load and store operations are atomic
cannot be interrupted.
somehow
magically

→ share 2 var:


```
int turn;
```

```
boolean flag[2];
```

peterson cpp → see book or whatever



If P_i sets turn to i
 P_j sets turn to j } → Both can reach critical section



* provable that the three CS requirements are met.

* Although useful in understanding, it won't work
 - Compiler optimization will break things

How to solve problems due to compiler cache optimizations?

- Take hardware support

→ Memory barrier

Next class: Hardware instructions