

Paging

Introduction

OS → usually takes one of two approaches when solving any space-management problem

↙
chop things
up into
variable-sized
pieces

Segmentation

problems:
→ fragmented
↓
allocation
challenging
over time

↘
chop-up page
into fixed-
size pieces

Paging the Atlas

Instead of splitting up a process's address space into some number of variable-sized logical segments (code, heap, stack)

divide it into fixed-size units
↓
page

Physical memory becomes an array of fixed-size slots called page-frames

VA
Process
↓
Page


PA
Physical Memory
↓
Page frames.

Challenge

How to virtualize memory
with pages:


- avoid segmentation problems
- minimal space and time overheads

Simple example and overview.




Simple 64-byte add^r space

- 4 16-byte pages



Physical memory



Most important advantage of paging



① flexibility

→ support the abstraction effectively


→ we won't make assumptions
about direction of stack
and heap.

② Simplicity ^(maybe)

→ OS keeps a list of free
pages to allocate memory.

→ To record where each virtual page of the
address space is placed in memory, the

OS usually keeps a per-process
DS known as page table



OS will manage many such tables.

`movl <virtual addr> , %eax.`


→ ignore instruction fetch

to translate VA

split it into

- ① Virtual Page No.
- ② offset

e.g. VA Size = 64 bytes
 \Rightarrow 6 bits for VA



page size = 16 bytes = 4 bits = offset

2 bits = select one
of 4
pages

movl 21, %eax



0 1 0 1 0 1


↓
page 1

use
page table

→ find which
physical frame

v. page no. 1
resides in.

PfN (physical
Frame #)



Questions

- ① Where are the page tables stored
- ② What are the typical contents of the page table, and how big are the tables?
- ③ Can it be slow?

Where are the page tables stored

Page tables can get terribly large.

e.g. 32-bit address space

4 KB page size
 $4 \text{ KB} = 2^{12} \text{ bytes}$

offset = 12 bits

VPN = 20 bits

2^{20} translations ~ million

OS would
have to
manage
per process

assuming we need 4 bytes per
PTE to hold the physical translation
+ some other stuff

4MB ← memory
per process

100 processes \Rightarrow 400 MB
just for
translations

Not good

For 64-bit
 \hookrightarrow even larger
gruesome

Page tables are \rightarrow \therefore not stored
so big in any
special hardware

Page table data structure \hookrightarrow older systems
(hardware determined)
 \downarrow
(modern systems)
flexibly managed
by the OS.

 \downarrow
store in
memory

What's actually in the Page Table?

→ DS to map VPN to PFN

→ simplest: linear page table

↓
just an array

→ indexed by VPN

page table [VPN] ← PFN

→ more advanced DS in later chapters

Contents of each PTE (page-table entry)


① Valid bit → e.g. when

if process tries to access
such address (invalid)

↓

generate trap to the OS
↳ terminates the process

a program
starts running



Valid bit → crucial for supporting
sparse address space
→ remove the need
to allocate physical
frames for unused
memory.

② Protection bits

→ read write execute

traps if different permission
than expected.

③ Present bit

↪ physical memory or disk?
(swapped out?)

}
Swapping — address spaces
larger than
physical memory.

Swapping allows the OS to free up physical memory by moving rarely used pages to disk.

④ Dirty bit

⑤ Reference / accessed bit

useful during page replacement }
↳ whether the page has been accessed
→ to know which pages are popular.

⑥




Figure 18.5: An x86 Page Table Entry (PTE)

hardware caching
user/supervisor
present

Why no valid bit?

P ✓

$P = 1 \implies$ both present and valid

$P = 0 \implies$ may not be present
but is valid

OR

not present

not valid



triggers trap to the OS



use addⁿ structure

it keeps to determine

if the page is valid,

and thus perhaps

should be swapped

back in.



or not
illegal memory
access

Paging: Also Too Slow

- Page Tables might be too big
- They can slow things down too.

movl 21, %eax
↓
first fetch the
proper PTE

physical address
117

Slides: important stuff

* Executing program


- file to process memory view.

* All processes have same add^r space.

- OS performs memory virtualisation with the help of hardware.


* Responsibilities of OS during program load :

- Create add^r space
- load binary
- Update PCB register state



Memory APIs

- User has no direct control on physical memory.



no special system calls

BSS → brk, sbrk

input
void* address

make end
of BSS
= addr

input
long
size

make
end
= end + size

return old
addr

sbrk(0)

↳ returns the
current
location of
BSS

* MAP_FIXED
NULL ⇒ remap things

mmap: discontiguous
allocation

e.g: allocate 4096 bytes

w/ read + write

prot = mmap (NULL, ^{len} 4096, PROT_READ, PROT_WRITE, ^{start addr} 0, 0)

MAP_ANONY | ... , -1, 0 }

flags

fd(??) offset

→ etext → end of Text

edata → end of data (initialized)

end → end of BSS

} at
program
load
time

→ printing addrs of fn and
vars:


linux: `/proc/<pid>/maps`

Example: Memory State of PCB

→ Circular list

START and END never overlap b/w
two segment areas.

→ Can be merged/extended if
permission matched.



* Inheriting Address Space through `fork()`

- child inherit the memory state of the parent
 - data structure is copied into child PCB
- Any change through `mmap()` or `brk()` is per-process

* Overriding Address Space through `exec`

- Addr is reinitialized using the new executable
- Changes to newly created AS depends on the logic of new process

Address Space Granularity


* Translation at address space granularity

→ ISA, x86

register	<code>mov %rcx, %rax</code>
immediate	<code>mov \$5, %rax</code>
absolute	<code>mov 8000001, %rax</code>
indirect	<code>mov (%rcx), %rax</code>
displacement	<code>mov -16(%rbp), %rax</code>

→ examples

→ compiler: does not know stack address, hence blindly uses the register






OS during binary load

```
load_new_executable ( PCB *current, File *exe) {  
    verify (exe)  
    reinit_addr_space (current → mmstate);  
    allocate_phys_mem (current)  
    load_exe_to_phys_mem (current, exe);  
    vAs {  
        set_user_sp (current → mmstate →  
                     stack_start);  
        set_user_pc (current → mmstate →  
                     code_start)  
    }  
    return to user  
}
```

Process State After exec()

→ OS configures the base register
depending on the physical locⁿ



inst fetch (vaddr = 10)

→ inst fetch (paddr = 20KB + 10)

"push %rbp"

→ Assuming RSP = 8KB

"push %rbp" → results in a
memory store at
addr (8KB - 8)

CPU translates the addr to
(28KB - 8)

→ How to stop illegal accesses?



VA size = 8 KB

Access = 20 KB

↓
Phy Addr = 40 KB (X)

→ Limit Register → can be changed
from privileged mode

→ Hardware raises a fault if the
program violates the limit
OS fault handler may kill
the process.



∴ How is memory isolation achieved?
→ limit registers.

Context switch

→ Base and limit register values saved in the outgoing process PCB during context switch.

→ Loaded from PCB to the CPU when a process is scheduled

Disadvantages of Translation at AS Granularity

→ Physical memory must be greater than AS size.

→ against abstraction philosophy

→ Memory inefficient

→ Physical memory size is same as addr space size irrespective of actual usage

→ Memory wastage

→ Degree of multiprogramming is very less.

Segmentation


→ Extension of the basic scheme w/ more base-limit register pairs.

→ Ex: code addr^r
 data addr^r
 stack addr^r

Segmentation: Explicit Addressing

→ Part of the code is used to explicitly specify segments.

→



VA = 8 KB ; add^r length = 13 bits ; 3 segments

→ Two MSBs used to specify the

segment:

00	→	code
01	→	data
11	→	stack

→ hardware selects the segment register based on the value of 2 MSB bits and the rest of the bits are used as offset.

→ Max size of each segment = 2KB

→ Physical allocation is still done on an on-demand basis

Disadvantages with explicit addressing

→ Inflexible

→ Data and Stack cannot be sized dynamically


→ Wastage of VA space,

→ in our example, 2KB VA is unusable



Segmentation : Implicit Addressing

- Hardware selects the segment register based on the operation
- Code segment for instruction access
 - fetch $addr^r$, jump target, call $addr^r$
- Stack segment for stack operations
 - push pop, indirect addressing with SP, BP
- Data segment for other $addr$

Segmentation: (Protection and Direction)




Flags



Segmentation in Reality

- DTR : descriptor table register
is used to access
descriptor table
- # descriptors depend on architecture
- Separate descriptors for user and
kernel mode



Advantages of Segmentation

- Easy and efficient addr translation
- Save memory wastage for unused
addresses

Disadvantages

- External fragmentation
 - cannot support discontinuous sparse mapping
-

Paging

- addresses external fragmentation due to variable size segments
- allows discontinuous sparse mapping
- Basic idea :
 - ① Partition the address space into fixed size blocks (call it pages)
 - ② Partition physical memory in a similar way (call it page frames)
 - ③ OS : page \longleftrightarrow page frames
mapping

④ H/W uses the mapping to translate VA to PA.

→ Paging example (Pages)

VA Size = 32 KB,

$$32 \times 1024 \\ 2^5 \quad 2^{10}$$

Page size = 256 bytes $\leadsto 2^8$

Add^r length = 15 bits

{0x0 - 0x7FFF}

$$\# \text{ of pages} = \frac{32 \text{ KB}}{1/4 \text{ KB}}$$

$$= 128$$

Example: For VA = 0x0510

page number

$$= 5$$

offset = 16

7 bits

8 bits

Page #	Offset
--------	--------

Paging example (Page frames)


Physical Addr size = 64 KB

Addr length = 16 bits {0x0 - 0xFFFF}

of PFNs = 256

e.g: For PA = 0x 1F 51

PFN = 31 offset = 81



Page Table Mapping:

→ each entry in page table is called a Page-Table Entry (PTE)

Page Table Walk


```
PTW ( vaddr V, PTable P)
// returns physical address
{
    Entry = P[V >> 8]
    if (Entry.present)
        return (Entry.PFN << 8)
            + (V & 0xFF);
    Raise Page Fault;
}
```

Where is page table stored?

→ Page table is stored in the RAM.

Page table registers (CR 3 in x86) contains the addr.

Structure of PTE



P → present bit → entry is valid

W → write bit → write allowed

S → privilege bit, 0 → only kernel mode access

A → accessed bit, → set by H/W during walk

D → dirty bit → set by H/W during walk

X → execute bit (instruction fetch)

Maximum size of physical memory

→ PFN → 8 bits

page size = 256 bytes = $\frac{1}{4}$ KB

$$\therefore \text{Max RAM size} = 2^8 \times \frac{1}{4} \text{ KB}$$

$$= 64 \text{ KB}$$

Address Translation: Multilevel Paging and TLB

→ With increased addr space size, single level page table entry is not feasible:

→ ↑ page size → fragmentation ↑

→ Small pages may not be suitable to hold all mapping entries.

*


Example: Paging with 32-bit AS

→ Solⁿ: Multi-level page table.

Two-level Page Tables (32-bit VA)


→ Level -1 page table contains entries pointing to level -2 page table structures

→ L2 entry contains PFN + flags




→ 4 level page table : 48-bit VA
(x86_64)

4-Level Page Tables: 48-bit VA (x86_64)



4-Level Page Tables: Example Translation



Translation efficiency

Consider 4-level page table, how many memory accesses required for translation?

```
sum = 0;  
for (ctr = 0 ; ctr < 10; ctr++)  
    sum += ctr
```

Assume no cache

```
0x20100: mov $0 %rax;  
0x20102: mov %rax, (%rbp); //sum=0  
0x20104: mov $0, %rcx; //ctr=0  
0x20106: cmp $10, %rcx; ← //ctr<10  
0x20109: jge 0x2011f; ← //jump if>=  
0x2010f: add %rcx, %rax; ←  
0x20111: mov %rax, (%rbp); ← //sum+=ctr  
0x20113: inc %rcx; ← //ctr++  
0x20115: jmp 0x20106; ← //loop  
0x2011f: ret;
```

Instruction execution: loop = 10×6
others = 5

Memory accesses during translation = $65 \times 4 = 260$

Data / stack access : initialization = 1
loop = 10

Memory access
during translation = $11 * 4 = 44$

Distinct accesses ?

Assume : stack address range

0x7FFF000 - 0x8000000

One code page (0x20)

and one stack page 0x7FFF

→ cache these : TLB

Paging w/ TLB : Translation efficiency

TLB


Page	PTE
0x20	0x750
0x7FF	0x890

```
Translate ( vaddr v ) {  
    PageAddress P = V >> 12;  
    TLBEntry = lookup (P);  
    if (entry.valid)  
        return entry.pte;  
    entry = PageTableWalk (v);  
    MakeEntry (entry);  
    return entry.pte;  
}
```

TLB \rightarrow Translation Lookaside Buffer
 \rightarrow hardware cache
 \rightarrow stores Page to PFN mapping

\rightarrow after first miss for instr fetch, all accesses hit

Address Translation (TLB + PTW)



→ Separate TLBs for instruction and data, multilevel TLBs

→ In x86, OS cannot make entries into the TLB directly, it must flush entries

* How is TLB shared across multiple processes?

Option 1: flush whole TLB → performance problem

Option 2: Address Space Identifier (ASID) along with each TLB entry to identify the process.

Process (A)

Process (B)

ASID	Page	PTE
A	0x200	0x200007
B	0x200	0x300007
A	0x201	0x205007
B	0x201	0x305007

TLB

Why is page fault necessary?
→ Page fault is required to support memory over-commitment through lazy allocation and swapping.

Page fault Handling in x86

```
if (!pte.valid ||  
    (access == write && !pte.write)  
    || (cpl != 0 && pte.priv == 0))  
{ CR2 = address;  
  errorcode = pte.valid  
              | access << 1  
              | cpl << 2;  
  Raise Page Fault;  
}
```

 // simplified

cpl = current privilege level

pte.priv = priv level of pte.


→ error code is pushed into the kernel stack by the hardware (x86)

OS Fault Handler

```
HandlePageFault (u64 virtual address, u64 error_code)
{
    entry = P[V >> 8];
    if (AddressExists (current → mm_state,
                      address) &&
        AccessPermitted (current → mm_state,
                          error_code)) {
        PFN = allocate_pfn();
        install_pte (address, PFN);
        return;
    }
    RaiseSignal (SIGSEGV);
}
```

Page Fault and Swapping

Swapping (swap-out)




Allocate PFN():

free PFNs ↓

cannot break promise to applications,
∴ swap out, but which one?

Decide using a page replacement
policy






Page Replacement Policy



→ Update the present bit of
victim entry to 0

→ page fault

Replace PFN with swap Address



Hard disk

Any future translation will result in page fault.

Page fault Handler will copy it back from the swap device

Swap - in :

```
Handle Page Fault (virtual u64 address, u64 error_code)
{
    entry = P[V >> 8];
    if (AddressExists (current → mm_state,
                      address) &&
        Access Permitted (current → mm_state,
                          error_code)) {
        PFN = allocate_pfn();
        if (is_swapped_pte(address))
            swap_in (getPTE (address), PFN);
        install_pte (address, PFN);
        return;
    }
    Raise Signal (SIGSEGV);
}
```

Page Replacement

Objective: Minimize # of page faults
(due to swapping)

- 3 parameters
 - A given sequence of accesses to virtual pages
 - # of memory pages (frames)
 - page replacement policies

- Metrics to measure effectiveness
 - # of page faults
 - Page fault rate → fraction of memory accesses that result in page fault
 - AMAT


Belady's Optimal Algorithm (MIN)

→ Strategy: Replace the page that will be referenced after the longest time.

→ Example:

→ # of frames = 3

→ Reference sequence (in temporal order)




of page faults = 6

Belady's MIN algorithm is proven to be optimal, but impractical as it requires knowledge of future accesses.

FIFO

Strategy: Replace the page that is in the memory for the longest time

Ex: # of frame = 3




8 page faults — 3 cold start

Least Recently Used (LRU)

Replace the page that is not referenced for the longest time.

Eg: # of frame = 3



→ LRU is shown to be useful for workloads with access locality

→ approximate using CLOCK