



18 Nov 2024 - Digital Circuits - Week 16


Delay same $\rightarrow a_0, a_1, a_2$

but don't change together } after output of 1st,
2nd gets its input




Present state				State table	Next state		
	a_2	a_1	a_0		a_2^F	a_1^F	a_0^F
0	0	0	0	} $\rightarrow$ 8 states	0	0	1
1	0	0	1		0	1	0
2	0	1	0		0	1	1
3	0	1	1		1	0	0
4	1	0	0		1	0	1
5	1	0	1		1	1	0
6	1	1	0		1	1	1
7	1	1	1		0	0	0

State diagram




- * 3 flip-flops are needed to store 8 states
- * Any of the flip-flops topology can be chosen → this will decide the complexity of the associated combinational circuit.

Choosing T - FF for 3 bit counter : (Synchronous)



Next state
depends on current
state




Present state				State table	Next state				should be set before edge entries change, if D-flip-flop is used		
a_2	a_1	a_0			a_2^F	a_1^F	a_0^F	T_C	T_B	T_A	
0	0	0		} → 8 states	0	0	1	0	0	1	
1	0	1			1	0	0	0	1	1	
2	0	0			0	1	1	0	0	1	
3	0	1			1	0	0	1	1	1	
4	1	0			1	0	1	0	0	1	
5	1	0			1	1	0	0	1	1	
6	1	1			1	1	1	0	0	1	
7	1	1			0	0	0	1	1	1	

$$T_A = f_1(a_2, a_1, a_0) = 1$$

$$T_B = f_2(a_2, a_1, a_0) = a_0$$

$$T_c = f_3(a_1, a_1, a_0) = a_1 \cdot a_0$$




Synchronous binary counter


20 Nov 2024


Ex:


recognizing patterns



1 0 0 1 1 1 0 0 1 0 1 1 1








Present state	Next state	y	
		x=0	x=1
S	S	0	0
A	B	0	0
B	C	0	0
C	D	0	0
D	S	1	1

← No redundant states

5 states → 3 flip-flops

* Choosing 3 J-K flip-flop for the implementation.



Characteristic
table of
J-K flipflop

J	K	Q^F → Next o/p
0	0	Q → present o/p
0	1	0
1	0	1
1	1	$\bar{Q}$

$$Q^F = f(Q, J, K)$$


$$= \bar{Q} J + Q \cdot \bar{K}$$

Excitation eqⁿ

Q	Q ^F	J	K
0	0	0	0/1 ^x
0	1	1	1/0 ^x
1	0	1/0 ^x	1
1	1	1/0 ^x	0

Excitation
table

21 Nov 2024






Present state	Next state	y			
		$x=0$	$x=1$	$x=0$	$x=1$
S	S	A	0	0	0
A	B	A	0	0	0
B	C	A	0	0	0
C	S	D	0	0	0
D	S	A	1	1	1

State assignment


	Q_1	Q_2	Q_3
S	0	0	0
A	0	0	1
B	0	1	0
C	0	1	1
D	1	0	0

x	Present state			Next state			J_1	K_1	J_2	K_2	J_3	K_3
0	0	0	0	0	0	0	0	x	0	x	0	x
1	0	0	0	0	0	1	0	x	0	x	1	x
0	0	0	1	0	1	0	0	x	1	x	x	1
1	0	0	1	0	0	1	0	x	0	x	x	0






Moore circuit to Mealey circuit




$$x = 1, y = 1$$

y depends
on x directly



y may not be
synchronized with
the clock if x
is non-synchronous



8 bit → 1 byte



8 single-bit memory element



1 KB memory

