


10 Nov 2024 - Digital Circuits

Gray code

$$G_0 = B \oplus C$$

$$G_1 = A \oplus B$$

$$G_2 = A$$





A	B	C	G_2	G_1	G_0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

$(46)_8 \xrightarrow{\text{gray code}}$


$$6 + 8 \times 4 = (38)_{10}$$

11 Nov 2024 - Digital Circuits - Week 15




clk	T	Q
↓	x	Q^*
↑	0	Q^*
↑	1	$\overline{Q^*}$

T	Q	Q^+
0	0	0
0	1	1
1	0	1
1	1	0







"T Flip-flop"



- simple toggling behaviour
- can be used in counting



Add an edge sensitivity
with more than 1
latch









Master - slave

D flip-flop

13 Nov 2024



Clk signal $\rightarrow$ periodic




For which i/p is the output?

M1 $\rightarrow$ Wait till o/p stops changing


to automate this, we add clock signal


M2 $\rightarrow$ Wait for worst case delay



temp., etc.

3 inverters in a loop racing LC circuits






ripple effect

Different flip-flops have
different clock signals



Their o/p will not change together

Asynchronous sequential circuit



Set Reset
Forces the flip-flop
to start in a known
state