

2024/11/03 - Digital Circuits - Week 14

Tutorial 5 discussion


$$C_3 = f(a_2, b_2, C_2)$$

$$= P_2 \cdot C_2 + G_2$$

$$= P_2 [P_1 \cdot (P_0 C_0 + G_0) + G_1] + G_2$$

$$= P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2$$

e.g.: 3-bit adder



n-input gates are available



$$1 + 2 = 3 \text{ unit delays}$$

(XOR and) (SOP)

2-input gates

$$1 +$$

(XOR AND)

for n -bit input (assume n is even)

delay is determined by delay in computation of


$$P_{n-1} P_{n-2} \dots P_1 P_0 C_0$$

and the delay of OR

* verify



$$\begin{aligned} C_1 &= P_3 G_2 + G_3 \\ &= \end{aligned}$$

6. ~



06 Nov 2024

"J-K latch"




EN	J	K	Q	Q _b	
0	x	x	Q*	Q _b *	→ store
1	1	0	1	0	→ set
1	0	1	0	1	→ reset
1	0	0	Q*	Q _b *	→ store
1	1	1	$\overline{Q^*}$	$\overline{Q_b^*}$	→ toggle

→ toggling forever
(racing condition)

→ How to toggle only once?

→ stop toggling after a delay.



EN	J	K	Q	Q _b
0	x	x	Q*	Q _b * → store
1	1	0	1	0 → set
1	0	1	0	1 → reset
1	0	1	Q*	Q _b * → store
1	1	1	Q*	Q _b * → toggle

starting state: $S = 0, R = 1,$

$EN = 0$

EN → should be a pulse (to not keep toggling)

length

should be

$\geq$


EN → Q delay

$\leq$

S-R change

⊗


??




$t_p > t_{min} \rightsquigarrow$ metastability


$t_p < t_{EN-Q} + t_{AND}$

Alternate: EN to AND gates with J and K.





generate a narrow pulse whenever there is a change in J, K






Negative edge detector





edge detector circuit has converted a level-triggered latch into edge-triggered flip-flop



level triggered circuit $\rightarrow$ edge triggered



J and K have meaning only when T changes

07 Nov 2024



$\text{>} \Rightarrow$
edge triggered


$\text{>} \Rightarrow$
-ve edge triggered




+ve edge

-ve edge


Clk	J	K	Q
0	x	x	Q^*
1	x	x	Q^*
↑	x	x	Q^*
↓	0	0	Q^*
↓	0	1	0
↓	1	0	1
↓	1	1	Q^*



D-latch



≡



cascade
+ve edge
triggered
and -ve
edge triggered
latches
↓
DDR

Is it more desirable
to have +ve edge
triggered flip-flop?


pmos nmos

one of them is
better depending on
the technology

→ better one has
sharp edge
(less uncertainty)


CMOS → easy to
discharge

→ NMOS faster than
PMOS for same size
(same speed ⇒ NMOS
x3 bigger)



period of clock
 ↓
 based on worst
 case delay in
 $D \leftarrow$ output of combinational
 circuit.

toggle?



clk	T	Q
↓	x	Q^*
↑	0	Q^*
↑	1	$\overline{Q^*}$

