


2024 | 09 | 09 - Digital Circuits - Week 07

Buffers

very common
aka repeaters

in general
under their presence, ideal systems do not
have any effect

2:00




Solving hazard

- ① add consensus terms (BC in the previous example)
- ② add buffers

Timing hazards

↳ Static '1' hazard → present in SOP

→ Static '0' hazard → present in POS




Combinational logic

→ O/p only depends on the present combination of input

e.g.: all circuits discussed till now.


Ex:-



roll numbers

for each roll no. → one bulb glows

A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	00	01	11	10
0	0	0	1	0	0	0	0	0	0	0				
0	0	1	0	1	0	0	0	0	0	0				
0	1	0	0	0	1	0	0	0	0	0				
0	1	1	0	0	0	1	0	0	0	0				
1	0	0	0	0	0	0	1	0	0	0				
1	0	1	0	0	0	0	0	1	0	0				
1	1	0	0	0	0	0	0	0	0	1				
1	1	1	0	0	0	0	0	0	0	1				



decoder \rightarrow o/p and input

have same information

- information content does not change, but it might be useful to expand 3 bits to 8 bits


Decoder \rightarrow OR to get a function

outputs minterms

Why is it called decoder?

What are encoders?

reverse output





works
for general
case

extra
logic, may not
be always useful



A	B	C	z
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Ex: Design a 3 to 8 decoder using 2 to 4 decoders



HDL → eda playground → Mini Project

2024 | 09 | 10



A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1							
0	0	1		1						
0	1	0			1					
0	1	1				1				
1	0	0					1			
1	0	1						1		
1	1	0							1	
1	1	1								1

decoders have AND gate
internally
↓
connected to
enable input


2 to 4
decoder

2 to
4 decoder

EN	A	B	D ₀	D ₁	D ₂	D ₃
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	
1	1	1	0	0	0	1
0	X	X	0	0	0	0
0	X	X				
0	X	X				
0	X	X				


Dewders
discussed
here

→ aka
binary decoder



Encoders

reverse



works only
when one
of the
input is
high

one hot
input

	A	B	C	D	Z_0	Z_1
m_1	0	0	0	1	0	0
m_2	0	0	1	0	0	1
m_4	0	1	0	0	1	0
m_8	1	0	0	0	1	1


$$\bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + AB\bar{C}\bar{D}$$

Priority encoder

A is highest in priority

if A is 1, ignore other
inputs, output 11

simplicity
comes with a
tradeoff



Priority encoding

A	B	C	D	Z_0	Z_1
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

circuit that
realises
this = priority
encoder

$$Z_0 = A + B = . \quad A(B + \bar{B}) + B(\bar{A} + A)$$

$$Z_1 = A + C = AB + A\bar{B} + \bar{A}B$$

$$= A(B + \bar{B}) + C($$

$$D + \bar{D})$$

$$= AB + A\bar{B} + CD + C\bar{D}$$

$\bar{A}\bar{B}$	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	CD	Z_0
0	0	0	0	1	
1	X	X	X	X	
1	X	X	X	X	
1	X	X	X	X	


choose 1

$\bar{A}\bar{B}$	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	CD	Z_1
X	0	X	1		
X	X	X	X		
X	X	X	X		
1	X	X	X	X	

$$Z_0 = A + \bar{A} \cdot B$$

$$= A + B$$

$$Z_1 = A + C$$



select lines needed for n outputs = $\log_2 n$

How to implement a multiplexer?

Next class

Tomorrow : demo of hardware description language . bring laptop

2024/09/12

C - functions

EDA → modules

Design

```
module all-gates (
    input A, B;
    output AND_out;
    output NOT_out_A;
);
```

:

:
:
:

endmodule

assign is a continuous statement



assign AND_out = A & B;

\overline{A}
bit-wise
and

assign NAND_out = $-(A \& B)$

assign OR_out = A | B;

Testbench

```
module testbench;
```

```
// declare input variables
```

```
reg A, B;
```

*logic
= auto*

```
// declare output variables to capture the output of the gates
```

```
wire AND_out, NOR_out, ... .
```

*instantiation
positional
named*

```
all_gates uut {
```

```
. A (A);
```

*variable
in design*

```
. B (B); . AND_out (.AND_out); ... .
```

```
}
```

Test bench + design



Verilog

Tools & simulators



check EPhwave

```
initial begin // initial block
    $dumpfile ( "gates.vcd" );
    $dumpvar ( testbench );
    only when variable changes
    $monitor [
        $display
    ];

```

// Test cases:

A = 0 , B = 0 , #10

#100 → 100ns → \$finish → end test

The screenshot shows a web-based Verilog editor interface. The title bar includes tabs for "Bits-Verilog-Sol", "C Programming - Y...", "Clock Domain Cross...", and "Asynchronous FIFO...". The main area displays Verilog code for a 2-to-1 multiplexer:

```
1 module mux_2to1 (output Y, input A, B, SEL);
2   wire notSEL;           // Wire for the inverted select signal
3   wire andA, andB;       // Wires for the outputs of the AND gates
4
5   // Instantiate NOT gate for inverting the select line
6   not U1 (notSEL, SEL);
7
8   // Instantiate AND gates for A and B paths
9   and U2 (andA, A, notSEL);
10  and U3 (andB, B, SEL);
11
12  // Instantiate OR gate to combine the outputs of the AND gates
13  or U4 (Y, andA, andB);
14
15 endmodule
16
```


- (b) simpler → behavioral
 - ① assign → behavioral
- ② structural
- ③ always control driven

Timing hazards and glitches

static -1



static 0



dynamic

different delays for each gate

A timing diagram showing a signal starting at a low level (labeled 'dynamic'). It rises to a high level for a short duration (the width of one clock cycle) and then falls back to the low level, remaining there for the rest of the observed period. A handwritten note above the diagram says "different delays for each gate".

Timing diagrams

HDL bits

Solution

* instead of only essential prime implicant, take all prime implicants

better

* use buffers

assign with delay:

assign #1 nc = -c;

1ns delay

NPTEL

for hardware
modelling using
verilog till
22 lectures