


2024/08/26


pMOS cannot pass logic 0 properly
nMOS cannot pass logic 1 properly

} which is why we use NAND and NOR gates


All Boolean expressions can be implemented using NAND/NOR/NOT gates. (May not be optimised)



$$\begin{aligned}
 F(A, B) &= \bar{A}B + A\bar{B} \\
 &= (A + B) \cdot (\bar{A} + \bar{B}) \\
 &= A \oplus B
 \end{aligned}$$



	A	B	Z	
m_0	0	0	0	M_0
m_1	0	1	1	M_1
m_2	1	0	1	M_2
m_3	1	1	0	M_3



NOT - equal operator
(XOR)


5 gates needed at
minimum

$$\begin{aligned}
 Z &= \overline{A}B + A\overline{B} \\
 &= \overline{A}\overline{B} + A\overline{B} \\
 &= \overline{B} \cdot (\overline{A} + A) \\
 &= \overline{B} \cdot (\overline{A \cdot B}) \\
 &= A\overline{A} + A\overline{B} \\
 &= A \cdot (\overline{A} + \overline{B}) \\
 &= A \cdot \overline{A \cdot B}
 \end{aligned}$$

$$Z = \underbrace{(A+B)}_{\overline{\overline{A \cdot B}}} \cdot (\overline{A \cdot B})$$

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$


Implement
NAND
NOR



What is the minimum number of gates required to realise a given boolean expression?

$$(A+B) \cdot (\overline{A \cdot B})$$

$$\overline{(\overline{A+B} + \overline{\overline{A \cdot B}})}$$



Trick : Minimum number of NAND or NOR gates required

	NAND	NOR
NAND	1	4
NOR	4	1
AND	2	3
OR	3	2
XOR	4	5
XNOR	5	4

Simple :

$$Y = ABCD \dots$$

NAND

$$2n - 2 + k$$

NOR

$$3n - 3 - k$$

$$Y = A + B + \dots$$

$$3n - 3 - k$$

$$2n - 2 + k$$

Compound

$$(i) \quad A + \bar{B}C + AC$$

$$= A + \bar{B}C$$

$$= A \cdot A + \bar{B}C \longrightarrow (3) + (1)$$

$$(ii) \quad A\bar{B} + \bar{C}D \longrightarrow (3) + (2) = (5)$$

$$(iii) \quad A\bar{B} + BC$$

$$(3) + (1) \rightarrow (4)$$

$$(iv) \quad (\bar{A} + \bar{B}) \cdot (C + D)$$

$$\underbrace{XC + XD}$$

$$\downarrow$$
$$(3) + (1)$$

$$(v) (A + B) \cdot (C + \bar{D})$$

$$A + B = x \rightarrow 3 \times 2 - 3 - 0 = \textcircled{3}$$

$$xC + x\bar{D} \rightarrow \textcircled{3} + \textcircled{1}$$

$$\textcircled{7}$$


NOR

$$(A + B) \cdot (C + D) \rightarrow \textcircled{3}$$

$$(A + \bar{B}) \cdot (C + \bar{D}) \rightarrow \textcircled{3} + \textcircled{2}$$

$$\bar{A} + \bar{B}$$

$$\begin{array}{c} \overline{AB} + \overline{AB} \\ \downarrow \\ \textcircled{3} + \textcircled{2} \end{array}$$



$$A \oplus B = \bar{A} \cdot B + A \cdot \bar{B}$$

$$\downarrow \quad \quad \quad \searrow$$

$$\bar{A} \cdot (A+B) \quad \quad \quad B \cdot \bar{B} + A \cdot \bar{B}$$

$$= \bar{B} (A+B)$$

$$= (\bar{A} + \bar{B}) \cdot (A+B)$$

$$= \overline{A \cdot B} \cdot (A+B)$$

pMOS device 3 times bigger
than nMOS

NAND


* NAND gates are
preferred for
CMOS circuits

2024/08/28


$$A \oplus B = \bar{A}B + A\bar{B}$$

↓
 $B \cdot (\overline{A \cdot B})$

→ $A\bar{A} + A\bar{B}$
 $= A \cdot (\bar{A} + \bar{B})$
 $= A \cdot (\overline{A \cdot B})$




NOR gate:



$$W_p = 6 W_n$$

Wider $\Rightarrow$ it's
own capacitance,
discharge $\Rightarrow$ slower


NAND gate:




$$W_p = 1.5 W_n$$

faster and
smaller

very specific to CMOS






In steady state
 $A \rightarrow \bar{A}$



steady state
- not always
useful to
study

in ideal scenario
0 inertia






In steady state

- conductor discharged

- no energy stored

$$= Q = 0$$



RC - circuit

$$\frac{dQ}{dt} = I$$

$$\Rightarrow I = C \frac{dV}{dt}$$


$$V \propto e^{-t/RC} = \tau$$

delays T_n and T_e are functions of RC

to reduce delays $\rightarrow$ RC values must be low.

put two MOSFETs in


parallel



$\sim$ resistance of conductor

T_e and T_n cannot be zero.

Why should the next switch be wider than the prev?




* nMOS and pMOS $\rightarrow$ materials different.

avg drift velocity $\rightarrow$ depends on electric field
 $E \uparrow \quad v_d \uparrow$

$\downarrow$
determined by a parameter
called mobility

Mobility $\uparrow \quad v_d \uparrow$

~~speed of electricity~~
mobility



$$3\mu_p = \mu_n$$

$\downarrow$
to keep delays
roughly equal

1. **Mobility of Charge Carriers:** The mobility of holes (the charge carriers in PMOS transistors) is actually about 2-3 times lower than that of electrons (the charge carriers in NMOS transistors). Lower mobility means that for the same electric field, holes move more slowly than electrons.
2. **Conductivity and Sizing:** Because the PMOS transistors have lower mobility, they naturally have lower conductivity compared to NMOS transistors when they are the same size. To compensate for this and ensure that the inverter switches symmetrically (i.e., with equal rise and fall times), the PMOS transistor is made wider. By increasing the width of the PMOS transistor, its drive strength (current-carrying ability) is increased, which helps to balance the switching characteristics of the inverter.
3. **Width Ratio:** The common design practice is to make the width of the PMOS transistor about 2-3 times that of the NMOS transistor. This compensates for the lower mobility of the holes and ensures that the inverter has similar pull-up and pull-down strengths, leading to balanced delays.

Ex:

$$F(A, B) = \text{sum of minterms}$$

$$= \sum (m_0, m_1, m_2, m_3)$$

$$= \textcircled{1}$$

no dependence
on input

systematic
approach
but not
always the
best

A	B	Z
0	0	1
0	1	1
1	0	1
1	1	1

$$F(A, B) = \sum (m_0, m_2, m_3)$$

$$= \bar{A}\bar{B} + A\bar{B} + AB$$

$$= \bar{A}\bar{B} + A$$

$$= \bar{B} + A$$


irrespective
of what B
is, when A
is 1, Z=1

A	B	Z
0	0	1
0	1	0
1	0	1
1	1	1

when A
is 0, $Z = \bar{B}$

as long as
only 1 changes

More than
SoP
- always optimized



grouping
Combining in a graphical
manner

2024/08/29

Minimization of Boolean Logic:-

* Using **K-Map**



* Minterms are drawn or filled in a 2-D table

* Only one literal changes when moving horizontally/vertically

For n -bits, no. of functions = 2^{2^n}
 $\left. \begin{matrix} 2^n \\ \text{rows} \end{matrix} \right\} \rightarrow \text{each can be 0 or 1}$

A	B	Z
0	0	1
0	1	0
1	0	1
1	1	1

		B	
		0	1
A	0	0	1
	1	1	1

Diagram illustrating the K-Map for the function Z. The map is a 2x2 grid with rows labeled A (0, 1) and columns labeled B (0, 1). The values in the cells are Z. The cells (0,0), (1,0), and (1,1) contain 1, while (0,1) contains 0. A blue box highlights the cells (0,0) and (1,0), indicating a group of 2 cells. A blue arrow points from this group to the label $\overline{B}$. Another blue box highlights the cells (1,0) and (1,1), indicating a group of 2 cells. A blue arrow points from this group to the label A.

2 Variable Boolean function

A	B	Z
0	0	
0	1	
1	0	
1	1	

$$Z = 0, Z = 1$$

$$Z = A, Z = \bar{A}$$

$$Z = B, Z = \bar{B}$$



$$Z = A \oplus B, Z = \overline{A \oplus B}$$

XNOR $\rightarrow$ equivalence operator


Three input function minimization

Ex:

only 1 literal should change
in adjacent cell



- grouping of first
and last cells
allowed



B can be removed
C is not changing
A is not changing

A is not changing
C is not changing
B can be removed

A	B	C	Z
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

literal
expression
with variables
as it is or
as complement
-ent

count no.
of
literals
to get
the complexity
in logic

$$\bar{A} \cdot C + \bar{C} \cdot A$$


[Prime implicant] [Prime implicant]

"Essential
prime implicant"

Design a digital logic which can identify if an integer 0-9 is a prime number. (no calculation here)

① Convert to a boolean form

4 inputs are needed



A	B	C	D	Z
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

} don't care

AB \ CD		$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
		00	01	11	10
$\bar{A}\bar{B}$	00	0	0	1	1
$\bar{A}B$	01	0	1	1	0
	11	x	x	x	x
	10	0	0	x	x

→ 3 prime implicants

assume 0

$$\bar{A}B \cdot D + \bar{A} \cdot \bar{B} \cdot C$$

