


2024/08/26

pMOS cannot pass logic 0 properly
nMOS cannot pass logic 1 properly } which is why we use NAND and NOR gates


All Boolean expressions can be implemented using NAND / NOR / NOT gates. (May not be optimised)




$$F(A, B) = \bar{A}B + A\bar{B}$$

$$= (A + B) \cdot (\bar{A} + \bar{B})$$

$$= A \oplus B$$



	A	B	Z	
m_0	0	0	0	M_0
m_1	0	1	1	M_1
m_2	1	0	1	M_2
m_3	1	1	0	M_3



NOT - equal operator
(XOR)

5 gates
 $\bar{A} \cdot B + A \bar{B}$

5 gates needed at
minimum


$$\begin{aligned}
 z &= \overline{\overline{A}B} + \overline{A}\overline{B} \\
 &= \overline{B\overline{B}} + \overline{A}\overline{B} \\
 &= B \cdot (\overline{A} + \overline{B}) \\
 &= B \cdot (\overline{A \cdot B})
 \end{aligned}$$

$$\begin{aligned}
 z &= (\underbrace{A+B}_{\overline{\overline{A} \cdot \overline{B}}} \cdot \underbrace{\overline{A \cdot B}}_{\overline{\overline{A} \cdot \overline{B}}})
 \end{aligned}$$

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

Implement


NAND
NOR



What is the minimum number of gates required to realise
a given boolean expression?

$$(A+B) \cdot (\overline{A} \cdot B)$$

$$\overline{(\overline{A+B} + \overline{\overline{A} \cdot B})}$$



Trick : Minimum number of NAND or NOR gates required

	NAND	NOR
NAND	1	4
NOR	4	1
AND	2	3
OR	3	2
XOR	4	5
XNOR	5	4

Simple :

$$Y = A B C D \dots$$

NAND

$$2n - 2 + k$$

NOR

$$3n - 3 - k$$

$$Y = A + B + \dots$$

$$3n - 3 - k$$

$$2n - 2 + k$$

Compound

(ii) $A + \bar{B}C + AC$

$$= A + \bar{B}C$$

$$= A \cdot A + \bar{B}C \rightarrow \textcircled{3} + \textcircled{1}$$

(ii) $A\bar{B} + \bar{C}D \rightarrow \textcircled{3} + \textcircled{2} = \textcircled{5}$

(iii) $A\bar{B} + BC$

$$\textcircled{3} + \textcircled{1} \rightarrow \textcircled{4}$$

(iv) $(\bar{A} + \bar{B}) \cdot (C + D)$

$$\underbrace{XC}_{\downarrow} + \underbrace{XD}_{\downarrow}$$

$$\textcircled{3} + \textcircled{1}$$

$$(v) (A + B) \cdot (C + \bar{D})$$

$$A + B = x \rightarrow 3 \times 2 - 3 - 0 = \textcircled{3}$$

$$x C + x \bar{D} \rightarrow \textcircled{3} + \textcircled{1}$$

\textcircled{7}


NOR

$$(A + B) \cdot (C + D) \rightarrow \textcircled{3}$$

$$(A + \bar{B}) \cdot (C + \bar{D}) \rightarrow \textcircled{3} + \textcircled{2}$$

$$\bar{A} + \bar{B}$$

$$\overbrace{\bar{A}\bar{B} + \bar{A}B}^{\textcircled{3}} + \overbrace{A\bar{B}}^{\textcircled{2}}$$



$$A \oplus B = \bar{A} \cdot B + A \cdot \bar{B}$$

↓ ~~~~~ →
 $\bar{A} \cdot (A+B) = \bar{B} (A+B)$

$$\begin{aligned}
 &= (\bar{A} + \bar{B}) \cdot (A+B) \\
 &= \overline{A \cdot B} \cdot (A+B)
 \end{aligned}$$

pMOS device 3 times bigger
than nMOS

NAND


* NAND gates are
preferred for
CMOS circuits




2024 | 08 | 28

$$A \oplus B = \bar{A}B + A\bar{B}$$

\downarrow
 $B \cdot (\bar{A} \cdot \bar{B})$

$$\begin{aligned} &= A\bar{A} + A\bar{B} \\ &= A \cdot (\bar{A} + \bar{B}) \\ &= A \cdot (\overline{A \cdot B}) \end{aligned}$$






$$W_p = 1.5 W_n$$

faster and smaller

very specific to CMOS




In steady state

$$A \rightarrow \bar{A}$$

steady state

- not always useful to study




A

Z

in ideal scenario
0 inertia


instantly switched



threshold


T_d and T_h

may not be same



In steady state

- conductor discharged
 - no energy stored
- = $Q=0$



RC - circuit

$$\frac{dQ}{dt} = I$$

$$\Rightarrow I = C \frac{dV}{dt}$$

$$V \propto e^{-t/RC} = t$$

delays T_h and T_e are functions of RC

to reduce delays \rightarrow RC values must be low.

put two MOSFETs in

parallel


$nMOS$
 $pMOS$

length \downarrow
width \uparrow

$\Rightarrow R \downarrow$
 $\Rightarrow R \downarrow$
 \sim resistance of conductor

T_e and T_h cannot be zero.

Why should the next switch be wider than prev?



* nMOS and pMOS \rightarrow materials different.

~~avg~~ drift velocity \sim depends on electric field
 $E \uparrow v_d \uparrow$


\downarrow
determined by a parameter

called mobility

Mobility $\uparrow v_d \uparrow$

~~speed of electricity~~

mobility



$\mu_p = \mu_{pMOS}$ 3 times wider

$$3\mu_p = \mu_n$$

to keep delays roughly equal

1. **Mobility of Charge Carriers:** The mobility of holes (the charge carriers in PMOS transistors) is actually about 2-3 times lower than that of electrons (the charge carriers in NMOS transistors). Lower mobility means that for the same electric field, holes move more slowly than electrons.
2. **Conductivity and Sizing:** Because the PMOS transistors have lower mobility, they naturally have lower conductivity compared to NMOS transistors when they are the same size. To compensate for this and ensure that the inverter switches symmetrically (i.e., with equal rise and fall times), the PMOS transistor is made wider. By increasing the width of the PMOS transistor, its drive strength (current-carrying ability) is increased, which helps to balance the switching characteristics of the inverter.
3. **Width Ratio:** The common design practice is to make the width of the PMOS transistor about 2-3 times that of the NMOS transistor. This compensates for the lower mobility of the holes and ensures that the inverter has similar pull-up and pull-down strengths, leading to balanced delays.

Ex:

$$F(A, B) = \text{sum of minterms}$$

$$= \sum (m_0, m_1, m_2, m_3)$$

= ①

no dependence
on input

↓
systematic
approach
but not
always the
best

A	B	\bar{z}
0	0	1
0	1	1
1	0	1
1	1	1

$$F(A, B) = \sum (m_0, m_2, m_3)$$

$$= \bar{A}\bar{B} + A\bar{B} + AB$$

$$= \bar{A}\bar{B} + A$$

$$= \bar{B} + A$$

A	B	\bar{z}
0	0	1
0	1	0

when A
is 0,
 $\bar{z} = \bar{B}$

irrespective
of what B
is, when A
is 1, $\bar{z} = 1$


1	0	1
1	1	1
1	1	1

as long as
only 1 change

More systematic
than finding

SOP

- always optimized



grouping

Combining theorem
in a graphical
manner

2024/08/29

Minimization of Boolean logic:-

* Using k-Map


↓
* Minterms are drawn or filled
in a 2-D table

* Only one literal changes when
moving horizontally / vertically

For n -bits, no. of functions = 2^{2^n}

2^n { → each can
rows be 0 or 1

A	B	\bar{z}
0	0	1
0	1	0
1	0	1
1	1	1



2 Variable Boolean function

A	B	Z
0	0	
0	1	
1	0	
1	1	

$$Z = 0, \bar{Z} = 1$$

XNOR \rightarrow equivalence operator


$$Z = A, \bar{Z} = \bar{A}$$

$$Z = B, \bar{Z} = \bar{B}$$


$$Z = A \oplus B, \bar{Z} = \overline{A \oplus B}$$

Three input function minimization

Ex:




only 1 literal should change
in adjacent cell



= circular connection

- grouping of first
and last cells
allowed



B can be removed
C is not changing
A is not changing

A is not changing
C is not changing
B can be removed

A	B	C	Z
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

$$\bar{A} \cdot C + \bar{C} \cdot A$$

[Prime implicant] [Prime implicant]

literal expression
with variables
as it is or
as complement


count no.
of literals
to get
the comple-
-in logic

"Essential
prime implicant"

Design a digital logic which can identify if an integer 0 - 9 is a prime number. (no calculation here)

① Convert to a boolean form

4 inputs are needed



A	B	C	D	Z
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0
1	1	1	1	1

A curly brace on the right side of the table is labeled "don't care".

$\bar{A}B$	$\bar{C}D$	$\bar{C}\bar{D}$	$C\bar{D}$	$C\bar{D}$	
$\bar{A}B$	00	01	11	10	
$\bar{A}\bar{B}$	00	0	0	1	1
$\bar{A}B$	01	0	1	1	0
11	X	X	X	X	0
10	0	0	X	X	

→ 3 prime
implicants

$$\bar{A}B \cdot D + \bar{A} \cdot \bar{B} \cdot C$$

