




2024/08/19

NAND & AND






NOR & OR:-






AND alternative

NAND, universal logic.








② $V_{2,3} < V_{th}$

Non-ideal case :-

NMOS : On if $V_i > V_{thn}$

PMOS : On if $V_i < V_{thp}$



$$k = \Delta V_{out} \approx \text{slope}$$

V_{thn} $(1-V_{thp})$ V_{in}


$\downarrow$ NMOS still off, PMOS still ON

NMOS on, PMOS off

NMOS on, PMOS also on

ΔV_{in}

As no. of inverters $\uparrow\uparrow$; it approaches logical 1 or 0



$\Rightarrow$





→ stay to min. ∞ inverters
this range $\&$
not use it for our
inputs




But, slopes are dependent on external conditions, like temperature.

V_{DD} $\downarrow$ $1V$ (Source)

create
Fermi level 0V (Dirac)



CMOS Inverter Voltage Transfer Characteristics




- $V_{Tn} > 0$, $V_{Tp} < 0$
- $V_{GSn} = (V_G - V_S)_n = V_{in}$
- $V_{DSn} = (V_D - V_S)_n = V_{out}$
- $V_{GSp} = (V_G - V_S)_p = V_{in} - V_{dd}$
- $V_{DSP} = (V_D - V_S)_p = V_{out} - V_{dd}$

nMOS

- $V_{GSn} < V_{Tn} \Rightarrow$ cutoff region
- $V_{GSn} > V_{Tn} \Rightarrow$ linear / saturation region
- $V_{GSn} - V_{Tn} > V_{DSn} \Rightarrow$ linear
- $V_{GSn} - V_{Tn} < V_{DSn} \Rightarrow$ saturation

pMOS



- $V_{GSp} > V_{Tp} \Rightarrow$ cutoff region
- $V_{GSp} < V_{Tp} \Rightarrow$ linear / saturation region
- $V_{GSp} - V_{Tp} > V_{DSp} \Rightarrow$ saturation region
- $V_{GSp} - V_{Tp} < V_{DSp} \Rightarrow$ linear region



2024/08/21



$$V_{thn} > \overset{=1}{V_{dd}} + V_{Thp} \\ 1 - |V_{Thp}|$$

Both threshold voltages
are high





Change in characteristics
due to P-V-T variation

Input range should
be a superset of
output ranges



OR / NOR Gate




A	B	$Z = A + B$	$Z' = \overline{A + B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

To implement NOR


$$0, 0 \rightarrow 1$$

$$\underbrace{0, 0 \rightarrow 0}_{\text{hard}}$$



Speed of gates

change
in input
voltage
 ΔV_{in}



change
in output
voltage
 ΔV_{out}

charge
accumulates,
even

2024/08/22

$$F(A, B, C, \dots) = (A \cdot \bar{B} \cdot C + B \cdot \bar{C} \cdot D + E \cdot F) \cdot (\dots)$$

literals

$$F(A, B, C) = Z$$

output variable

design a circuit for Z

- ↳ ① from basics → use nMOS
- ↳ ② use already available gates (NAND, NOR)

A	B	C	Z
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

→ $\bar{A} \cdot \bar{B} \cdot C$
+
→ $A \cdot \bar{B} \cdot \bar{C}$
+
→ $A \cdot B \cdot \bar{C}$

miniterms

Analyse truth table row-by-row

→ Observe rows where we get 1 (Similar to how we did when designing NOR, NAND gate)

$$0 \ 0 \ 1 \rightarrow 1$$

To get 1 : $\bar{A} \cdot \bar{B} \cdot C$

$$\therefore Z = \bar{A} \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot \bar{C}$$


	A	B	C	Z
m_0	0	0	0	0
m_1	0	0	1	1
m_2	0	1	0	0
m_3	0	1	1	0
m_4	1	0	0	1
m_5	1	0	1	0
m_6	1	1	0	1
m_7	1	1	1	0

$$F(A, B, C) = \bar{A} \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot \bar{C}$$

$$= \sum (m_1, m_4, m_6)$$


Sum of Products realisation (SOP)

Ex: - $F(A, B) = \sum (m_0, m_1)$



$$F(A, B) = \bar{A} \cdot B + A \cdot \bar{B}$$

	A	B	Z
m_0	0	0	0
m_1	0	1	1
m_2	1	0	1
m_3	1	1	0



less 0s more 1s

$$F(A, B, C) = Z$$

$$\begin{aligned} \bar{Z} &= \sum(m_1, m_4, m_7) \\ &= \bar{A} \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C} \\ &\quad + A \cdot B \cdot C \end{aligned}$$

	A	B	C	Z	
m_0	0	0	0	1	M_0
m_1	0	0	1	0	M_1
m_2	0	1	0	1	M_2
m_3	0	1	1	1	M_3
m_4	1	0	0	0	M_4
m_5	1	0	1	1	M_5
m_6	1	1	0	1	M_6
m_7	1	1	1	0	M_7

$$\begin{aligned}
 Z = \bar{Z} &= (\bar{A} \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot C)' \\
 &= (\overline{\bar{A} \cdot \bar{B} \cdot C}) \cdot (\overline{A \cdot \bar{B} \cdot \bar{C}}) \cdot (\overline{A \cdot B \cdot C}) \\
 &= (A + B + \bar{C}) \cdot (\bar{A} + B + C) \cdot (\bar{A} + \bar{B} + \bar{C})
 \end{aligned}$$

Product of Sum realization
(POS)

max term } by default 1


$$\therefore F(A, B, C) = \Pi (M_1, M_4, M_7)$$

E.g: $F(A, B) = \prod (M_0, M_3)$

$F(A, B) = (A + B) \cdot (\bar{A} + \bar{B})$

A	B	Z	
0	0	0	M_0
0	1	1	M_1
1	0	1	M_2
1	1	0	M_3

NOT equal operator



5 gates

how can we reduce the number of gates

