


2024 | 08 | 19

NAND & AND




NOR & OR :-



PMOS

NMOS

$$\overline{A \cdot B} = A \cdot \overline{B}$$




PMOS → OFF if V_{low}
 Transfers high voltage



NMOS → ON state if V_{high}
 Transfers low voltage

AND of two active value



NAND, allein kein neg.



Short circuit





$$V_{\overline{A} \cdot \overline{B}, 3} < V_{th}$$



Non-ideal case :-

NMOS : On if $V_t > V_{thn}$

PMOS : On if $V_t < V_{thp}$



$$k = \Delta V_{out} \approx \text{slope}$$




NMOS ON
PMOS OFF

NMOS still off,
PMOS still ON

NMOS ON,
PMOS also ON

ΔV_{in}

As no. of inverters ↑↑; it approaches logical
1 or 0





Try to min. ∞ inventory
not use this orange Σ
for our inputs


But, slopes are dependent on external
conditions, like temperature.

V_{in} \downarrow I_{in} (Source)

create
Fetemiñ OV (Drain)



CMOS Inverter Voltage Transfer Characteristics



- $V_{Tn} > 0$, $V_{Tp} < 0$
- $V_{GSn} = (V_G - V_S)_n = V_{in}$
- $V_{DSn} = (V_D - V_S)_n = V_{out}$
- $V_{GSp} = (V_G - V_S)_p = V_{in} - V_{dd}$
- $V_{DSP} = (V_D - V_S)_p = V_{out} - V_{dd}$

nMOS


- $V_{GSn} < V_{Tn}$ \Rightarrow cutoff region
- $V_{GSn} > V_{Tn}$ \Rightarrow linear / saturation region
- $V_{GSn} - V_{Tn} > V_{DSn}$ \Rightarrow linear
- $V_{GSn} - V_{Tn} < V_{DSn}$ \Rightarrow saturation

pMOS

- $V_{GSp} > V_{Tp}$ \Rightarrow cutoff region
- $V_{GSp} < V_{Tp}$ \Rightarrow linear / saturation region
- $V_{GSp} - V_{Tp} > V_{DSP}$ \Rightarrow saturation region
- $V_{GSp} - V_{Tp} < V_{DSP}$ \Rightarrow linear region

$$V_{GSn} - V_{Tn} < V_{DSn}$$

$$V_{in} - V_{Tn} < V_{out}$$





2024 | 08 | 21


$$V_{thn} > V_{dd} + V_{Thp}$$

≈ 1
 $1 - |V_{Thp}|$



Both threshold voltages
are high



Change in characteristics
due to P - V - T variation



Input range should
be a superset of
output ranges



\rightsquigarrow input for
some other gate

OR / NOR Gate




A	B	$Z = A+B$	$Z' = \overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

To implement NOR

$$0, 0 \rightarrow 1$$

$$0, 0 \rightarrow 0$$

hard



why are pMOS
not good for
0 v?

Speed of gates

change
in input
voltage
 ΔV_{in}



change
in output
voltage
 ΔV_{out}

even

charge
accumulates,

much less than
t speed of light

2024 | 08 | 22

$$F(A, B, C, \dots) = (A \cdot \bar{B} \cdot C + B \cdot \bar{C} \cdot D + E \cdot F) \cdot (\dots)$$

↑↑↑↑↑↑
literals

$$F(A, B, C) = Z$$

↑
output variable

- design a circuit for Z
- ↳ ① from basics → use nMOS
 - ↳ ② use already available pMOS gates (NAND, NOR)

A	B	C	Z
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

$$\begin{aligned} & \rightarrow \bar{A} \cdot \bar{B} \cdot C \\ & + \\ & \rightarrow A \cdot \bar{B} \cdot \bar{C} \\ & + \\ & \rightarrow A \cdot B \cdot \bar{C} \end{aligned}$$

minterms

Analyse truth table row-by-row

→ Observe rows where we get 1 (Similar to how we did when designing NOR, NAND gate)

$$0 \ 0 \ 1 \rightarrow 1$$

To get 1 : $\bar{A} \cdot \bar{B} \cdot C$

$$\therefore Z = \bar{A} \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot \bar{C}$$

	A	B	C	Z
m_0	0	0	0	0
m_1	0	0	1	1
m_2	0	1	0	0
m_3	0	1	1	0
m_4	1	0	0	1
m_5	1	0	1	0
m_6	1	1	0	1
m_7	1	1	1	0

$$F(A, B, C) = \bar{A} \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C}$$

$$+ A \cdot B \cdot \bar{C}$$

$$= \sum (m_1, m_4, m_6)$$


Sum of Products realisation
(SoP)

Ex :- $F(A, B) = \sum (m_0, m_1)$

$$\begin{array}{l} \bar{A} \cdot B \\ A \cdot \bar{B} \end{array}$$

$$F(A, B) = \bar{A} \cdot B + A \cdot \bar{B}$$

	A	B	Z
m_0	0	0	0
m_1	0	1	1
m_2	1	0	1
m_3	1	1	0



less 0s more 1s

$$F(A, B, C) = Z$$

$$\bar{Z} = \sum(m_1, m_4, m_7)$$

$$\begin{aligned}
 &= \bar{A} \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C} \\
 &\quad + A \cdot B \cdot C
 \end{aligned}$$

	A	B	C	Z	
m_0	0	0	0	1	M_0
m_1	0	0	1	0	M_1
m_2	0	1	0	1	M_2
m_3	0	1	1	1	M_3
m_4	1	0	0	0	M_4
m_5	1	0	1	1	M_5
m_6	1	1	0	1	M_6
m_7	1	1	1	0	M_7

$$Z = \bar{Z} = (\bar{A} \cdot \bar{B} \cdot C + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot C)',$$

$$= (\overline{\bar{A} \cdot \bar{B} \cdot C}) \cdot (\overline{A \cdot \bar{B} \cdot \bar{C}}) \cdot (\overline{A \cdot B \cdot C})$$

$$= (A + B + \bar{C}) \cdot (\bar{A} + B + C) \cdot (\bar{A} + \bar{B} + \bar{C})$$

Product of sum realization
(POS)

max term } by default 1

$$\therefore F(A, B, C) = \prod (M_1, M_4, M_7)$$

$$\text{E.g.: } F(A, B) = \prod (M_0, M_3)$$

$$F(A \cdot B) = (A + B) \cdot (\bar{A} + \bar{B})$$

A	B	Z
0	0	0
0	1	1
1	0	1
1	1	0

NOT equal operator

