

2024/08/12

$$\begin{aligned} & A \cdot B + \bar{A} \cdot C + \textcircled{B \cdot C} \rightarrow \text{can be ignored} \\ & = A \cdot B + \bar{A} \cdot C + B \cdot C \cdot (A + \bar{A}) \\ & = A \cdot B + \bar{A} \cdot C + B \cdot C \cdot A + B \cdot C \cdot \bar{A} \\ & = A \cdot B \cdot (1 + C) + \bar{A} \cdot C \cdot (1 + B) \\ & = AB + \bar{A} \cdot C \quad \} \text{ Consensus theorem} \end{aligned}$$

dual:

$$(A + B) \cdot (\bar{A} + C) \cdot (B + C) = (A + B) \cdot (\bar{A} + C)$$


Logical Operators

i) $Z = \bar{A}$ → 'NOT' operation
↑
Complement of A

truth table of NOT


A	Z
0	1
1	0

Circuits can be implemented using logical operations



NOT gate → can be very easily implemented using switches


Switch :- electrical device that has two states



} what exactly does this mean?

← electrical terminals →


|||




How to implement a not gate?

Avoid these situations:

I don't get this






V_{out} → can be any value
conducting wire has a non-zero capacitance




high current may flow

○ Low impedance nodes, full floating nodes







Roshan's Notes 

2024/08/14



NOT Gate :-





Electronic vs Electrical

electronic \neq electrical


Some non-conductor in circuit, like semi-conductor

Easier to control semi-conductors' properties (p or n) than conductors

SOLID STATE PHYSICS

No mechanical movement / relay



* Effectively Implemented using **FIELD EFFECT TRANSISTORS (FET)**




MOS FET

metal Oxide Semi-conductor

Ex: -



no mechanical part



* If relative voltage difference across FET $\uparrow\uparrow$; its conductivity $\uparrow\uparrow$ (How?)

Enhancement Mode Devices

ON iff $V_{1-2,3} > V_{th} \rightarrow$ Threshold

OFF iff $V_{1-2,3} < V_{th}$

In ON side, N-MOSFET can only pass low voltage \hookrightarrow n-type semiconductor

2nd Type : PMOS \hookrightarrow P-type semiconductor:-



ON iff $V_{1-2,3} < V_{th}$


OFF iff $V_{1-2,3} > V_{th}$

Note :- V_{th} is always


rn
a -ve number



$(V_{T-2,3}, V_{th} < 0)$ In ON side, PMOS can only pass high voltage



Using n-MOS / p-MOS :-




If i (high) \rightarrow \therefore n-mos transfers low voltage

Similarly, we can show for $A = 0$ (low)

Complementary MOS Technology
(\therefore 1 p-MOS, 1 n-MOS)

(For same dimensions, p-MOS is 3x less conductive than n-MOS) CMOS chip in CPU (date & time)

AND GATE :-



A	B	Z
0	0	0
0	1	0
1	0	0
1	1	1

$$= A \cdot B$$

TRY to implement AND gate using.

